

FIG. I





FIG. 2






FIG. 5





FIG. 6

1	PD_Q Decision (pdraw<2:0>=PD_P,PD_Q,1)	0 Increase the delay (001)	0 Increase the delay (001)	1 Keep the delay constant (011)	1 Decrease the delay (111)	v_I<1>) (-I<2>)	Decision	Increase the delay	Increase the delay	Decrease the delay (Only if the request is repeated for n cycles, n=k* #(scanned banks in one quadrant)	Keep the delay constant
-	PD_P	0 0	0			703 D EIG . 7 EIG . 7 $PDX<0>=NAND(pdraw_u<1>, pdraw_1<1>) PDX<1>=AND(pdraw_u<2>, pdraw_1<2>)$	PDR<1:0> PDL<1:0>	Increase (01) X	X Increase (01)	Decrease (10) Decrease (10) cy	All other cases

FIG. 8







FIG. 10







FIG. 12









FIG. 14










FIG. 18




FIG. 19




FIG. 20




FIG. 21





FIG. 22

	Co mu	Lowentrol x_s< c_sp<	Bits 4:0>	m	Higher Control Bits ux_sh<3:0> ux_shp<3:0>			
4	3	2	1	0	3	2	1	0
X	X	X	X	X	0	0	0	0
0	0	0	0	0	X	X	X	X
0	0	0	0	1	0	0	0	1
0	0	0	1	0	0	0	0	1
0	0	1	0	0	0	0	0	1
0	1	0	0	0	0	0	0	1
1	0	0	0	0	0	0	0	1
0	0	0	0	1	0	0	1	0
0	0	0	1	0	0	0	1	0
0	0	1	0	0	0	0	1	0
0	1	0	0	0	0	0	1	0
1	0	0	0	0	0	0	1	0
0	0	0	0	1	0	1	0	0
0	0	0	1	0	0	1	0	0
0	0	1	0	0	0	1	0	0
0	1	0	0	0	0	1	0	0
1	0	0	0	0	0	1	0	0
0	0	0	0	1	1	0	0	0
0	0	0	1	0	1	0	0	0
0	0	_1	0	0	1	0	0	0
0	1	0	0	0	1	0	0	0
1	0	0	0	0	1	0	0	0

cqf, aqf
apf
P
Clock phase
7
Clock phase Z Z
In0
In1
In2
In3
In4
In5
In6
In7
In8
In9
In10
Inl1
In12
In13
In14
In15
In16
In17
In18
In19



1		Low	er	Higher						
l	Co	ntrol	Bits		Control Bits					
		x_s<		m	ux_s	h<3:	0>			
}	mux	c_sp<	<4:0>	>	mı	ıx_sł	1p<3	:0>		
4	3	2	1	0	3	2 1 0				
X	X	X	X	X	0	0	0	0		
0	0	0	0	0	X	X	X	X		
0	0	0	0	1	0	0	0	1		
0	0	0	1	0	0	0	0	1		
0	0	1	0	0	0	0	0	1		
0	1	0	0	0	0	0	0	1		
1	0	0	0	0	0	0	0	1		
1	0	0	0	0	0	0	1	0		
_0	1	0	0	0	0	0	1	0		
0	_0	1	0	0	0	0	1	0		
0	0	0	1	0	0	0	1	0		
0	0	0	0	1	0	0	1	0		
0	0	0	0	1	0	1	0	0		
0	0	0	1	0	0	1	0	0		
0	0	1	0	0	0	1	0	0		
0	1	0	0	0	0	1	0	0		
1	0	0	0	0	0	1	0	0		
						L				
_1	0	0	0	0	1	0	0	0		
0	1	0	0	0	1	0	0	0		
0	0	1	0	0	1	0	0	0		
0	0	0	1	0	1	0	0	0		
0	0	0	0	1	1	0	0	0		

cqf, aqf
apf
Clock phase
Z Z
Z
In0
Inl
In2
In3
In4
In5
In6
In7
In8
In9
In10
Inl1
In12
In13
In14
In15
In16
In17
In18
In19

